A triple-level Au-based interconnection technology was developed in order to reduce the wiring length and chip size for realizing high speed 16Kb GaAs SRAM with high yield. Two of its major features are 1)A wafer rotating ion-milling with inclined ion-beam for fine pattern delineation and 2)I-ow temperature P-CVD for suppression of hillocks at the edges of the interconnection metal. Using this technology, the wiring length and chip size were reduced to 69Vo and 58Vo, respectively, of those we previously reported. As a result, 16Kb SRAMs with maximum address access time of less than 5ns and typical power dissipation of 2W were realized at the temperatures ranging from 25'C to 100'C. Wafer yield as high as llVo was also obtained.
Introduction
Up to now, 16Kb GaAs SRAM having a maximum address access time of 7ns with an excellent soft error immunity has successfully been developed [1] . However, the operating speed doesn't compete with that of Si ECL RAMs and the chip yield is poor. To improve the speed and yield, it is necessary to reduce the wiring length and chip size. For this purpose, multi-level interconnection such as triple-level interconnection is quite effective, especially when the third level metal is used for power bussing. Further, the pattern layout of signal lines at lower levels becomes easier and integration feasibility can be increased.
In spite of the above merits, the triple-level interconnection gives rise to a demerit, which is additional capacitance due to the cross-over between the third level metal and lower level metals. Therefore, to achieve'high speed operation, the wiring length must be shortened so as to keep the shortening effect larger than that of the additional crossover capacitance. (3) In order to achieve a smaller delay time for triplelevel interconnection than for double-level interconnection, this equation implies that the reduction ratio must be smaller than '/774, which is approximately 87Vo.
Note that using the same design rule, the total wiring length lfl2 can be reduced at the design level from 28.6mm to 1.9 Leakage between the upper and lower interconnections has often been observed. It is also found that defects exist on the surface of lower interconnection metal, especially at its edges. The defects were analyzed with SEM and micro-Auger spectroscopy. Figure 5 shows an SEM photograph of the defect found at the edge. As seen from the figure, grain boundaries appear in and around the defect. Micro-Auger spectra in and around the defect showed no significant difference. These results lead us to conclude that the defect is generated from the Au interconnection itself. To investigate a mechanism of the hillock generation, the dependence of hillock density on process temperature was examined. Figure 6 shows hillock density versus deposition temperature of upper insulator.
As the temperature decreases, the density decreases remarkably. The hillock density at ZSUC decreases down to less than 6Vo of. that at 300.C. As in the case of Al, the hillock seems to occur so as to release the stress at metal edges. As e4pected, it was confirmed that the stress increases as the anneal temperature increases. Therefore, the stress enhancement is the origin of the hillock generation. Fig.9 . Ma.,ximum tacc is less than 5ns and typical power dissipation is 2W. In practical use, the RAM is required to operate in a wider temperature range. In the range from 25"C to 100"C, the RAMs operated stably and the access time was kept less than 5ns. At 100"C, maximum tacc is as small as 4.4ns with the power dissipation of 2W. High speed and stable operation are achieved even in the harsh environment of temperature as high as 10OC. Wafer yield as high as t\Vo is also attained.
Conclusion
We have introduced new triple-level metal interconnection technology in order to reduce the interconnect capacitance of 16Kb GaAs SRAMs. The 
